FR EA
1014-00003 · Optiwave Semiconductor Corp · Claim Construction
technical-tutorial-presentation-whitfield.pptx DOCUMENT Litigation
19 / 83 ← → ✕
Contract analysis Extract to table

[slide 1]

Technical Tutorial for the Court

Optiwave Semiconductor Corp. v. Lumos Photonics, Inc.

Case No. 5:22-cv-03417-EJD, U.S. District Court for the Northern District of California

Before Hon. Edward J. Torvelis

Markman Hearing — January 30, 2023

Prepared by Dr. Harold Whitfield, PhD

Professor Emeritus, UC Santa Barbara; Whitfield Technical Consulting Group, Inc., Palo Alto, California

Over 200 publications in integrated photonics

[slide 2]

Purpose and Scope of This Tutorial

Objective: Provide the Court with a foundational understanding of silicon photonics technology

Topics covered: (1) Silicon photonics overview; (2) Waveguide coupling and mode conversion; (3) Germanium-on-silicon photodetectors; (4) Monolithic vs. heterogeneous integration; (5) Mach-Zehnder modulator driver architectures

These topics correspond to the technology areas addressed by the four patents-in-suit

This tutorial is educational — it does not advocate for any particular claim construction

[slide 3]

What Is Silicon Photonics?

Silicon photonics uses silicon — the same material in computer chips — as a platform to manipulate light (photons) for data transmission

Light signals carry data at extremely high speeds over optical fibers

Silicon photonics integrates optical components (waveguides, modulators, detectors) onto a silicon chip using semiconductor fabrication processes

Key applications: data center interconnects, telecommunications, high-performance computing

Market context: both Optiwave Semiconductor Corp. and Lumos Photonics, Inc. design and manufacture silicon photonics products for data center and telecom applications

[slide 4]

Key Building blocks of a Silicon Photonics Chip

Waveguides — channels that guide light on the chip (analogous to wires for electricity)

Couplers — structures that transfer light between different waveguide layers or from an optical fiber into the chip

Modulators — devices that encode electrical data onto a light beam (e.g., Mach-Zehnder modulators)

Photodetectors — devices that convert incoming light signals back into electrical signals

Wavelength-division multiplexing (WDM) elements — components that combine or separate multiple wavelengths of light on a single chip

Driver circuits — electronic circuits that control modulators at high speed

[slide 5]

Waveguides and Light Guidance on Silicon

A waveguide confines light within a narrow channel through total internal reflection — light bounces off the waveguide walls and stays inside

Silicon waveguides are typically hundreds of nanometers wide (1 nanometer = one billionth of a meter)

Different waveguide materials have different refractive indices, which affects how light is confined

Silicon (high refractive index) and silicon nitride (lower refractive index) are two common waveguide materials used in photonics

The 'mode' of a waveguide describes the spatial pattern of light propagation — a fundamental mode is the simplest, lowest-energy pattern

[slide 6]

Waveguide Coupling: Transferring Light Between Waveguide Layers

A 'coupler' is a structure that transfers light from one waveguide to another

Challenge: silicon and silicon nitride waveguides have different dimensions and refractive indices, so direct connection would cause significant light loss

Solution: use a tapered transition region — gradually change the waveguide geometry so light smoothly transfers between layers

The tip of the taper can be extremely narrow — less than 200 nanometers — to facilitate mode conversion

The '567 Patent (U.S. 10,234,567) is directed to 'an integrated optical coupler comprising a tapered silicon waveguide having a tip width of less than 200 nanometers adiabatically coupled to a silicon nitride waveguide layer'

[slide 7]

Adiabatic Coupling vs. Non-Adiabatic Coupling

Adiabatic coupling: a gradual transition where the waveguide geometry changes slowly enough that light remains in the fundamental mode — no energy is 'spilled' into higher-order modes

The taper must be long and smooth relative to the wavelength of light to be truly adiabatic

Non-adiabatic coupling: a more abrupt transition that may excite higher-order modes, causing optical power loss or scattering

Continuous taper: a taper that changes smoothly and without interruption from one end to the other

Segmented taper: a taper composed of discrete sections with abrupt transitions between segments — each segment may be individually tapered but the overall structure is not one continuous taper

Diagram: [Side-by-side illustration of continuous adiabatic taper vs. segmented taper with discrete coupling sections]

[slide 8]

Germanium-on-Silicon Photodetectors: Overview

A photodetector converts light (photons) into electrical current — essential for receiving optical data

Silicon is transparent to the telecom wavelengths (~1310 nm and ~1550 nm) commonly used in data centers, so silicon alone cannot detect these signals

Germanium (Ge) absorbs light at these wavelengths and is compatible with silicon fabrication processes

Germanium-on-silicon photodetectors: a thin layer of germanium is grown on top of a silicon substrate to form the light-absorbing region

Challenge: germanium and silicon have different crystal lattice structures (4.2% lattice mismatch), which creates defects at the interface if not managed

Solution: use a 'buffer layer' — an intermediate layer between the silicon substrate and the germanium absorber to manage the lattice mismatch

[slide 9]

Buffer Layer Designs: Continuously Graded vs. Step-Graded

Continuously graded buffer: the germanium concentration changes smoothly and gradually from the silicon interface (low Ge) to the absorber layer (high Ge) — like a ramp

Step-graded buffer: the germanium concentration changes in discrete steps — e.g., 25% Ge, then 50% Ge, then 75% Ge, then 100% Ge — like a staircase

Both approaches manage lattice mismatch, but they differ in fabrication complexity and defect density

Diagram: [Side-by-side illustration showing smooth ramp (continuously graded) vs. staircase (step-graded) germanium concentration profiles]

The '234 Patent's claims recite a 'graded buffer layer having a continuously varying germanium concentration'

[slide 10]

Multi-Channel Optical Transceivers and Wavelength-Division Multiplexing (WDM)

An optical transceiver both transmits and receives data using light — it is the core component in data center interconnects

High-speed transceivers (400G, 800G) use multiple wavelength channels simultaneously — this is wavelength-division multiplexing (WDM)

WDM elements (multiplexers/demultiplexers) combine or separate different wavelengths of light on a single chip

Integrating the WDM element directly on the silicon photonics chip reduces size, cost, and power consumption

The '678 Patent (U.S. 11,045,678) is directed to a 'multi-channel optical transceiver with integrated wavelength-division multiplexing on silicon'

[slide 11]

Monolithic Integration vs. Heterogeneous Integration

Monolithic integration: all components are fabricated together on a single silicon substrate using the same semiconductor manufacturing process — front-end-of-line (FEOL) and back-end-of-line (BEOL) steps

No separate components are bonded or attached after fabrication

Heterogeneous integration: components made from different materials (e.g., III-V semiconductors like InP or GaAs) are fabricated separately and then bonded or attached to the silicon chip

Common heterogeneous techniques: flip-chip bonding, micro-transfer printing, wafer bonding

Hybrid integration involves attaching separately fabricated optical components (e.g., lasers, gain elements) to the silicon photonic integrated circuit (PIC)

Diagram: [Side-by-side illustration of monolithic integration (single wafer process) vs. heterogeneous integration (separate die bonded together)]

[slide 12]

Micro-Transfer Printing and Flip-Chip Bonding

Micro-transfer printing: small 'chiplets' of a different material (e.g., III-V semiconductor) are picked up from a source wafer with a stamp and printed onto the silicon photonics chip

The chiplets are separately fabricated — they do not go through the same process as the silicon PIC

Flip-chip bonding: a separately fabricated die is flipped upside down and bonded face-to-face to another die using solder bumps or copper pillar micro-bumps

Copper pillar micro-bumps provide electrical interconnection between the two dies but involve package-level routing, not monolithic process-level interconnection

Both techniques are widely used in advanced photonics packaging but are distinct from monolithic fabrication

[slide 13]

Mach-Zehnder Modulators (MZMs): How Data Is Encoded onto Light

A Mach-Zehnder modulator splits a light beam into two paths, applies a phase shift to one or both paths using an electrical signal, then recombines the beams

Constructive or destructive interference encodes binary data (1s and 0s) onto the light

Silicon photonic MZMs operate at extremely high speeds (56+ Gbaud) for modern data center applications

To operate at these speeds, the MZM requires a high-speed electronic driver circuit that provides the electrical signal

Pre-emphasis equalization: a technique applied in the driver circuit to compensate for signal degradation at high frequencies — 'sharpens' the electrical signal before it reaches the modulator

[slide 14]

Driver Co-Integration: On-Chip vs. Separately Packaged Drivers

Co-integrated driver: the driver circuit is fabricated on the same substrate as the modulator, in the same semiconductor process, sharing the same doping profiles and process layers

Electrical connections are made through on-chip metal interconnects — no bond wires, interposers, or package-level routing required

Separately fabricated driver: the driver is made on a different die (e.g., a CMOS driver chip), then connected to the modulator die through packaging techniques such as flip-chip bonding with copper pillar micro-bumps

The separate-die approach introduces parasitic capacitance and inductance at the bond interface, which can degrade high-speed performance

The '890 Patent's claims recite a 'pre-emphasis equalization stage electrically co-integrated with the modulator on a common substrate'

Diagram: [Side-by-side illustration of co-integrated driver (single die) vs. flip-chip bonded separate driver die]

[slide 15]

Person of Ordinary Skill in the Art (POSITA)

A POSITA in this field would have: (a) a graduate degree (MS or PhD) in electrical engineering, applied physics, or materials science with a focus on photonics or semiconductor devices; (b) at least 2–3 years of experience in silicon photonics design or fabrication

Alternatively, a bachelor's degree with 5+ years of industry experience in silicon photonics

A POSITA would be familiar with: waveguide design and simulation, photodetector physics, modulator driver design, and semiconductor fabrication processes (CMOS, SOI)

A POSITA would have access to and familiarity with the scientific literature, industry standards, and common design tools in integrated photonics

[slide 16]

Summary of Technologies and Corresponding Patent Claims

U.S. Patent No. 10,234,567 ('567 Patent) — Waveguide coupling; key term: 'adiabatically coupled'

U.S. Patent No. 10,891,234 ('234 Patent) — Ge-on-Si photodetectors; key term: 'graded buffer layer having a continuously varying germanium concentration'

U.S. Patent No. 11,045,678 ('678 Patent) — Multi-channel transceiver with WDM; key term: 'integrated wavelength-division multiplexing element monolithically formed on a single silicon die'

U.S. Patent No. 11,312,890 ('890 Patent) — MZM driver architecture; key term: 'pre-emphasis equalization stage electrically co-integrated with the modulator on a common substrate'

Each patent addresses a distinct building block of a high-speed silicon photonics transceiver

[slide 17]

Glossary of Technical Terms

Adiabatic — A gradual process in which a system transitions between states without exciting higher-order modes or losing energy

Buffer layer — An intermediate material layer grown between two mismatched materials to manage defects

CMOS — Complementary metal-oxide-semiconductor; the dominant semiconductor fabrication technology for electronic circuits

FEOL / BEOL — Front-end-of-line / Back-end-of-line; stages of semiconductor fabrication (transistor formation vs. metal interconnect formation)

Flip-chip bonding — A packaging technique where a die is inverted and bonded to another substrate using solder bumps or copper pillars

Germanium (Ge) — A semiconductor element that absorbs light at telecom wavelengths; used for photodetectors in silicon photonics

Mach-Zehnder modulator (MZM) — An optical modulator that uses interference between two optical paths to encode data

Micro-transfer printing — A technique for transferring small chiplets from one substrate to another using a stamp

Mode — The spatial pattern of light propagation in a waveguide

Monolithic integration — Fabrication of all components on a single substrate in the same process

Refractive index — A measure of how much a material bends light; determines waveguide confinement

Silicon nitride (SiN) — A dielectric material with lower refractive index than silicon, used for low-loss waveguides

Silicon-on-insulator (SOI) — A substrate technology with a thin silicon layer on top of an insulating oxide; commonly used in silicon photonics (e.g., 45nm SOI process)

Taper — A waveguide section where the width gradually changes to facilitate mode conversion

WDM — Wavelength-division multiplexing; transmitting multiple data channels on different wavelengths of light simultaneously